An Ultra Low Power Digital to Analog Converter Optimized for Small Format LCD Applications by Knausz, Imre
Rochester Institute of Technology 
RIT Scholar Works 
Theses 
2005 
An Ultra Low Power Digital to Analog Converter Optimized for 
Small Format LCD Applications 
Imre Knausz 
Follow this and additional works at: https://scholarworks.rit.edu/theses 
Recommended Citation 
Knausz, Imre, "An Ultra Low Power Digital to Analog Converter Optimized for Small Format LCD 
Applications" (2005). Thesis. Rochester Institute of Technology. Accessed from 
This Thesis is brought to you for free and open access by RIT Scholar Works. It has been accepted for inclusion in 
Theses by an authorized administrator of RIT Scholar Works. For more information, please contact 
ritscholarworks@rit.edu. 
An Ultra Low Power Digital to Analog Converter Optimized 
for Small Format LCD Applications 
By 
Imre Knausz 
A Thesis Submitted in Partial Fulfillment of the 
Requirements for the Degree of 
Master of Science 
in 
Electrical Engineering 
Robert J. Bowman 
Dr. Robert J. Bowman - Advisor, Department Head 
Syed Islam 
Dr. Syed Islam - Committee Member 
James Moon 
Dr. James Moon - Committee Member 
Department of Electrical Engineering 
Kate Gleason College of Engineering 
Rochester Institute of Technology 
Rochester, New York 
December 2005 
THESIS RELEASE PERMISSION 
DEPARTMENT OF ELECTRICAL ENGINEERING 
COLLEGE OF ENGINEERING 
ROCHESTER INSTITUTE OF TECHNOLOGY 
ROCHESTER, NEW YORK 
Title of Thesis: 
An Ultra Low Power Digital to Analog Converter Optimized for Small 
Format LCD Applications 
I, Imre Knausz, hereby grant pennission to Wallace Memorial Library of the Rochester 
Institute of Technology to reproduce my thesis in whole or in part. Any reproduction will not be 





Above all, I would like to thank God for all that He has endowed upon me and the
opportunities He has presented to me. In the same vein, I thank my dear wife Pam, without
whom this work would not have been possible. Her constant encouragement and support helped
me to stay focused. I thank her for painstakingly reviewing this paper several times. I also owe
a great debt of gratitude to my parents and my sister for encouraging me to pursue a Master's
Degree.
I thank Dr. Bowman for his enthusiasm, his willingness to share knowledge and his
constant support in my academic and professional careers. I am privileged to have him as a
mentor and a friend.
I thank National Semiconductor, and in particular, my manager Chris Ludden, for giving
me the opportunity and support to work on my Master's Degree part time, for the fabrication of
the IC and the provision of laboratory test space and time. I also would like to thank ClintMeyer




Liquid crystal displays (LCDs) for mobile applications present a unique design challenge.
These "small
format"
displays can be found primarily in cell phones and PDAs which are
devices that have particularly stringent power requirements. At the same time, the displays are
increasing in resolution with every generation. This is creating demand for new LCD display
technologies. The predominant amorphous thin film transistor technology is no longer feasible
in the new high resolution small format screens due to the fact that the displays require too many
connections to the driver and the aperture ratios do not allow high density displays.
New technologies such as low temperature polysilicon (LTPS) displays continue to
shrink in size and increase in resolution. LTPS technology enables the display manufacturer to
create relatively high quality transistors on the glass. This allows for a display architecture
which integrates the gate driver on the glass. Newer LTPS LCDs also enable a high level of
multiplexing the sources lines on the glass which allows for a much simpler connection to the
display driver chip.
The electronic drivers for these display applications must adhere to strict power and area
budgets. This work describes a low-power, area efficient, scalable, digital-to-analog conversion
(DAC) integrated circuit architecture optimized for driving small format LCDs. The display
driver is based on a twelve channel, 9-bit DAC driver. This architecture, suitable for % VGA
resolution displays, exhibited a 2 MSPS conversion rate, less than 300 pW power dissipation per
channel using a 5 V supply, and a die area of 0.042 mm per DAC. A new performance standard
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Portable electronic devices pose a challenge because they require displays that are small
in size, relatively high in resolution and low in power dissipation. The electronics that drive
small format displays must also occupy a small footprint, operate at low power and minimize
external component count. The ideal display driver needs to be flexible because a large number
of different types of liquid crystal materials exist with different drive requirements. A relatively
high resolution data converter is necessary to drive the liquid crystals with adequate resolution
since displays are highly non-linear. As the displays industry continuously improves upon its
technology, reuse of intellectual property (IP) is essential for fast time to market. The ideal
display driver architecture should be easily expandable in the number of outputs and resolution
to accommodate displays as they become larger with higher resolution. A final limitation on the
display driver is business related. Due to the extreme price pressure on display modules, the
display driver is limited to a basic CMOS process technology. A basic CMOS process does not
contain low threshold voltage transistors, high sheet resistance poly resistors, or poly to poly
capacitors. Integrated display drivers must be designed around these limitations.
This thesis will examine and develop electronic circuits for driving small format LCD
technology commonly found in portable devices. Display technologies of at least % VGA
resolution (320 x 240 pixels) are considered. Several technologies are being employed to create
displays of this resolution. This thesis will examine and develop a display driver for the latest
generation ofLCD technology currently in production.
This work is organized in the following manner: The remainder of this chapter will
introduce the operating characteristics of liquid crystal technology and the architectures of
LCDs. The source driver architecture developed in this work will be described in detail in
Chapter 2, including circuit design, simulation and physical implementation. Chapter 3 contains
the experimental results with respect to the DAC design and the output buffer design. Chapter 4
draws conclusions from the work and offers suggestions on future work and enhancements to the
DAC and testing environment. The last two sections contain the references and appendix.
1.1 Liquid CrystalMaterial Properties
Liquid crystals (LCs) are molecules which, under the influence of an electric field, align
according to the field polarity. Liquid crystals are a type of dielectric where local regions
polarize in an electric field as shown in Figure 1 and Figure 2. Birefringence is the property that
enables the LC to twist light as it passes through it. The birefringence of the LC material is
independent of the polarity of the voltage applied; it depends only on the RMS value of the
voltage applied. Polarizers are placed above and below the LC. Light is passed through the
polarizers and the LC. The polarizers are arranged such that they are at a 90 degree angle to each
other. When the LC is unenergized, it rotates the light passing through such that its direction
matches that of the top polarizer, letting all the light through. When a voltage is applied, light is
unaffected while it passes through the LC and the two polarizers block all light.
Crossedpolarizers 45
degrees to the director
(Normally White)







results In no rotation,
when energized
Figure 1: No electric field applied to LC [1]. Figure 2: Electric field applied to LC [1].
When driving an LCD, DC voltages are not used. A DC voltage on a liquid crystal can
cause electroplating of ion impurities on the electrodes. This electroplating is the major cause of
image retention. To avoid this condition the LC needs to be driven with negative and positive
voltages to ensure the average voltage on a liquid crystal is equal to zero. The RMS level of the
voltage applied will determine the transmissivity. Shown in Figure 3 is a graph of an LCs







Figure 3: LC transmissivity versus voltage [1].
It can be seen from Figure 3 that the LCs response to voltage is extremely non-linear.
This voltage to transmissivity relationship is often referred to as the gamma curve. It can also be
seen that the LC material has the same transmissivity whether the voltage applied to it is positive
or negative, however this is not necessarily always the case.
Taking linear steps in transmissivity, it can be seen that some steps in transmissivity near
the center of the range require small steps in voltage while the steps in transmissivity near the
ends require larger steps in voltage. A digital to analog converter, which is designed to drive an
LC, must be able to resolve the small voltage steps required near the center of the transmissivity
curve. The slope of the tangent near this area will determine the resolution required by the
converter.
1.2 Liquid Crystal Displays
The LCD technology discussed in this paper pertains to the architectures most commonly
found in portable electronic devices. To create an amorphous silicon display, liquid crystal cells
are arranged in a matrix to create an image. Pixels are arranged in columns and rows. A pixel
contains three cells (also called subpixels), one to display each of the three primary colors - red,
green and blue. To illuminate a display, white light (usually using a white LED) is shown
through the display. Cells can output different colors since a red, green or blue film is deposited
onto each cell in a pixel to filter the white light. Active matrix LCDs have transistors integrated
on the glass to perform the row select.
Figure 4: Simplified LCD system diagram.
The system processor in Figure 4 sends video commands or image data to the display
driver. The display driver drives the analog voltages onto the LCD, which will create the
images. The system processor expects a linear relationship between the video data and the
brightness on the display. Therefore, the display driver must create a nonlinear digital to analog
conversion to obtain the linear response in transmissivity that is required. This is typically
referred to as gamma correction.
A typical LC material can only resolve approximately 64 steps in brightness, therefore 6
bits are used for each color (red, green and blue) for a total of 1 8 bits. There are two ways to
perform the digital to analog conversion (DAC). The first is to use a nonlinear DAC with 6 bits
of resolution which mimics the inverse of the response curve. The second is to use a high
resolution DAC (approximately 8 to 10 bits) and a look up table (LUT) to create the inverse
response curve. The LUT approach is the more flexible of the two options and easily
accommodates varying liquid crystal responses. To determine the resolution needed for a linear
DAC, the transmissivity of the LCD needs to be examined. A sample transmissivity curve is
shown in Table 1 [1].
Table 1: Sample LCD transmissivity curve.



































































It can be seen in Table 1 that the minimum step is 18.1 mV, which corresponds to 277
steps over the entire 5 V range. The resolution of 277 steps across the voltage range implies that
a 9-bit converter is necessary.
1.2.1 Amorphous Silicon ActiveMatrix Displays (AMLCD)
Amorphous silicon (or active matrix) LCDs are currently the most common because large
sheets of it are easily and cheaply manufactured. Silicon is deposited on the glass, but it ends up
only in an amorphous state because the glass cannot withstand the temperatures required for
annealing. These transistors are too slow to form logic and other complex circuits because their
charge carriermobility is so low. Fortunately, transistors fast enough to switch a pixel in and out























Figure 5: Typical amorphous silicon LCD architecture.
As shown in Figure 5, LCDs require many connections to the row and column drivers.
The most common display driver configuration attaches the silicon driver circuits directly to the
glass using a
"flip-chip"
technique. Both the source driver and the gate driver are connected
directly to the glass. The required components and system controller are connected to the glass
using a flexible circuit board.
It can be seen in Figure 5 that the gate driver selects an entire row of pixels at a time.
The gate driver steps the control signal through all the lines in succession down through the
display. The LC cell is represented by the capacitor attached to the pass transistor. When a pixel
(one site across the line) is selected, its transistor connects the LC site to the associated column
line. Then the source driver applies the appropriate voltage onto the pixel. The other terminal of
the LC cells (basically a capacitor) are all connected to a common backplane. The backplane is
commonly referred to as Vcom, the common voltage. To avoid electroplating as mentioned in
Section 1.1, a driver voltage signal needs to be applied to the LC, where the time average value
for successive write patterns is zero volts (no dc content). Each pixel will be driven with a
positive voltage during one write and with a negative voltage during the successive write.
Driving a positive voltage is done by applying 0 V to the common plate and driving 0
- 5 V onto
the column lines. Raising the common plate voltage to approximately 5 V and then applying a
voltage range of 0 - 5 V on the columns achieves a negative voltage on the LC without any
negative voltages in the display driver subsystem. This enables simpler and cheaper process
technology to be used in the manufacturing of the source driver.
Amorphous silicon displays typically require much higher drive voltages than provided
by standard CMOS integrated circuit processes. The pass transistors typically need to be driven
to +15 V to turn the transistors on and need to be driven to -10 V to turn them fully off.
Connection configurations become more complex as the display resolution increases. A quarter
VGA display (320x240) would require 960 connections by the source driver IC and 320
connections by the gate driver IC. This connection arrangement is not feasible for higher
resolution small format displays due to pad number limitations and the space on the LCD
required to route drive signals.
1.2.2 Low Temperature Polysilicon (LTPS) Displays
In LTPS displays, the thin layer of amorphous silicon is heated up to create polysilicon.
An excimer laser is used to locally heat up the silicon, while keeping the display temperature
under the 450 C glass limit. The annealed silicon has a charge carrier mobility which can reach
up to 90% of the mobility of traditional silicon [2]. In addition, the annealing process enables
CMOS devices to be fabricated directly on the glass. This technology allows for a wide array of
circuits to be integrated on the display surface, including most of the gate driver. Therefore, only




























Figure 6: Typical LTPS LCD architecture.
In this LTPS architecture, the gate driver is integrated onto the glass. The gate driver is a
simple register chain which passes a token down through the chain at the line rate. This will
select one line and turn the rest off. The LTPS architecture saves one entire piece of silicon
- the
9
gate driver. Another benefit of LTPS LCD displays is the reduced voltage requirement to drive
the LCD, making it possible to use a cheaper or more advanced process. The final benefit is the
ability to use a three to one multiplexer for every column. This reduces the number of
connections to the glass required by the source driver to one third of what is required by the
amorphous LCD displays. Unfortunately, this also requires the column driver to be three times
as fast since three groups of sub-pixels must be driven during every line.
1.2.3 High Multiplex Ratio LTPS Displays
High multiplex ratio LTPS displays promise an even higher level of integration. This
process, pioneered by the Sharp Corporation, creates transistors which are about 600 times faster
than amorphous polysilicon based devices and approximately three times faster than LTPS [3].
Refinements in LTPS technology allow for an even higher level ofmultiplexing, which allows
for an architecture with even fewer connections to the LCD due to better transistors and reduced
parasitics on the glass. The use of better transistors enables the LCD makers to create smaller




















Figure 7: Possible high multiplex ratio LTPS LCD architecture.
In the high multiplex ratio LTPS LCD architecture, the connections to the glass have
been reduced to approximately a few dozen. Signals that are needed include the power supply,
control signals for the gate driver/multiplexer function and the analog outputs. One advantage of
the high multiplex ratio LTPS architecture is that it is now possible to attach the source driver to
the LCD using a flexible circuit board. By not having to mount the chip on the glass, glass area
can be saved resulting in more LCDs per manufacturing sheet and a smaller bezel area. In
Figure 7 only one set of red, green and blue (RGB) cells is connected to the glass to simplify the
figure. In actual high multiplex ratio LTPS displays, there can be four or more sets ofRGB lines
multiplexed on the glass to decrease the speed requirements of the DAC in the source driver.
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Figure 8 is an example of a checker board pattern to be used on the display. This keeps
RGB voltage the same within a pixel, but voltages will be continuously toggling both in the
horizontal and vertical directions on a pixel by pixel basis.
flu J3
Figure 8: Checkerboard LCD pattern.
The example employs line inversion to keep the DC voltage on the pixels equal to zero.
Positive voltages will be driven onto the pixels on one line (when Vqom is low), then negative
voltages are driven onto the display on the next line (when Vqom is high). The type of glass used
in this example is "normally
black,"
which means that the LCD does not let light through when
the LC is not energized. Figure 9 is a sample diagram showing operation of a generic CGS LCD
with the checkerboard pattern.
1 i nprCLK 1
dataxxxr )( X XXX< >( X
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Figure 9: Typical high multiplex ratio LTPS timing diagram.
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In Figure 9 there is a negative voltage on the first white pixel on the first line (line 0) and
there is a positive voltage on the second pixel (also white) on the second line (line 1). Both
pixels displaywhite, but the second pixel's voltage is the opposite of the first pixel's voltage.
1.3 Source Driver Proposed Solution
For this work, high multiplex ratio LTPS LCDs, the most challenging current display
technology, will be considered as the design target. CGS displays require by far the fastest
DACs due to the high multiplexer ratio on the glass. High speed DACs which can drive a non-
trivial capacitative load are high power. This work will seek to identify the architecture best
suited to meet the needs of high multiplex ratio LTPS LCDs and then to minimize the power
consumption of the DAC architecture.
1.3.1 Performance Requirements
The speed of the DAC required to drive a state of the art high multiplex ratio LTPS
display will be calculated in this section. It will be assumed that the display has four sets of
RGB lines multiplexed on the glass, with a display size of 320 by 240 (quarter VGA), and a
refresh rate of 60 frames per second. The line rate and available pixel time can be calculated to
help estimate the expected required performance of the DAC source drivers. Traditional LCD
technologies such as amorphous silicon, have the source driver connected to the short side of the
glass to minimize connections. Due to the high level ofmultiplexing achievable, the long side of
the LCD can be driven to minimize the column line parasitics. The line rate is given by,
line rate = = = 69.4us (\ \
fratexN!ines 60-240
^ ^
where frate is the frame rate (update rate) and Niines is the number of lines in the display. Because










where Tue is the line time and Nmux is the multiplexing factor. The multiplexing factor is simply
the total number of column lines on the display divided by the number of column lines driven by
the source driver, which in the case of the above example is four. In the actual display system,
the line time may be shorter than (1). Typical video signals include horizontal and vertical
blanking time which will reduce the pixel time calculated in (2).
Taking the parasitics along the column line and the sub-pixel switch resistance into
consideration, there is some additional settling time required before the multiplexer can switch to
the next column to make sure the LC voltage has settled. Figure 10 is a simplified R-C load
which describes the panel parasitics.








Figure 10: Panel parasitics along signal path.
The dotted line signifies the partition of the chip and the LCD. Column line resistance and
capacitance are the major contributors to delay. Here it is broken down into a three R-C network
to better simulate the actual load which looks much like a transmission line.
Because of these parasitics, there is a trade off between the number of columns
multiplexed on the glass and the source driver's power. There is also an intrinsic limitation due
to panel settling time. For example, the settling time to charge the pixel furthest away from the
source driver might take 200 ns. Therefore, only having one set of columns on the glass is
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impractical due to the fact that the source driver's outputs would have almost no time at all to
settle. This is the reason a typical high multiplex ratio LTPS LCD will have four sets of RGB
columns multiplexed for a total of 12 analog drivers. Due to the R-C delay, approximately one
third to one halfof the total pixel settling time should be used as the settling time requirement for
the DAC. A settling time of approximately 400 ns which results in a conversion rate of 2.5




1 LSB matching between channels
400 ns conversion rate (2 MSPS)
100 pF load
50 pA power consumption per channel (250 pW at 5V supply)
The 100 pF load requirement is an estimation, since actual panel parasitics are not
available. Typical column line capacitances in an amorphous LCD panel are approximately 20
to 40 pF. The secondmajor contributor to parasitic capacitance is the multiplexer bus, which has
a parasitic capacitance to the panel in addition to the parasitic capacitance of approximately 60
switches connected to it that can add up to 20 pF. Finally, the flex connector from the panel to
the driver IC can also exhibit about 10 pF of capacitance. The final total adds up to
approximately 70 pF, which is increased to 100 pF to allow for errors in the estimations and
robustness in the circuit.
15
1.4 Literature Search: DAC Architectures for Use as Display Source Drivers
An extensive literature search was conducted to determine the optimal converter
architecture taking into consideration the many requirements and restrictions of driving CGS
LCD displays. Table 2 contains a summary ofDAC architecture comparisons found in literature
that might be suitable candidates. DACs were evaluated with the following criteria: power,
area, channel to channel matching, speed and resolution.
Table 2: DAC architectural comparisons.
Architecture Pros Cons References
Cyclic
(Algorithmic)
easy to get resolution,
auto calibration possible,
compact
might be too high power due to
need to run at high speed
[4,5,6]
Pipelined high speed, easy to
modify resolution
high power, possibly high area [8,10]
Sigma Delta simple circuit,
architecture small area
potentially low power at
our resolution
potentially high power due to
over-sampling rate
[8,11]
R-String low power, simple might be too slow [4,12]
R-2R low power, simple might be too slow, possible
matching issues
[8]
R-C Hybrid low power Possibly too much area due to
many components, might be
too slow
[8,9]
The first architecture that was considered was the cyclic DAC. The cyclic DAC is
compact because it can be built using two capacitors and an amplifier. The cyclic DAC also has
the potential to be low power because of the low component count. Channel to channel
matching has the potential to be excellent because offset nulling can be performed during the
conversion cycles. The downside to the cyclic DAC is that the number of conversion cycles is
proportional to the resolution of the converter. The conversion rate is multiplied by the
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resolution to determine the final clock frequency. This inflated clock frequency puts a heavy
settling time requirement on the operational amplifier and results in high power.
The second converter considered was the pipelined architecture. This architecture is
similar to the cyclic architecture, but each conversion cycle is handled by a unique sample and
hold stage in the converter. The pipelined architecture solves the speed problem, but power is
still a concern since each stage requires an operational amplifier. This requirement also creates
other problems including the fact that the converter will be large and it must be completely
duplicated to create multiple channels.
The next converter considered was the sigma delta converter. This converter is
potentially simple and can be mostly implemented in digital logic. The DAC conversion rate
requirement of 2.5 MSPS is very high for a sigma delta converter and could result in a very high
speed system clock depending on the over sampling rate. This architecture does not lend itself to
multiple channels and channel to channel matching, because the entire converter has to be
replicated. Also, a buffer amplifier would still have to be used.
The resistor string (R-String) or voltage divider architecture is the simplest of the options.
Its strengths include good channel to channel matching due to a common reference and small
area. It is a simple DAC with minimal logic required and only one buffer amplifier per output.
The main concern about the architecture is the need for a low impedance R-String to meet high
conversion rate requirements or multi channel requirements. This can significantly increase the
power consumption.
The next DAC considered is the R-2R. This DAC is very compact, but it must be
completely duplicated to support multiple channels. The
concern of channel to channel matching
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is raised because the reference is not shared as in the R-String DAC. In addition, due to the fact
that each channel has its own R-String, the quiescent power will increase.
The last DAC on the list is the R-C hybrid DAC which is a combination of an R-String
DAC and a binary weighted switched capacitor DAC. As a switched capacitor DAC, it offers
offset canceling to null the buffer amplifier's offset. Also aiding the channel to channel
matching is the fact that all channels can operate from the same R-String as a common reference.
The main downside of this architecture is the necessity for many capacitors, depending on how
the reference voltages are split up. The capacitors have to be duplicated for each channel,
therefore they will put a large capacitative load on the reference R-String and will take up a large
amount of area.
The decision was made to use the R-String DAC architecture. This work will focus to
improve the three major areas of deficiency in this architecture. The first area of concern is the
output impedance of the reference R-String which needs to drive all of the channels. The
solution presented here is a systematic method to buffer the reference R-String to minimize
power consumption while still meeting the settling time requirements. The second area of
concern is the multiplexer. Due to the moderate resolution required, the multiplexers will be
large and they will contribute a considerable amount of parasitics. A new multiplexer is
developed in this work to minimize the effects of parasitics and to be as area efficient as
possible. The final area for optimization is found in the operational amplifier. The output buffer
is the main source of power consumption in the DAC, therefore work needed to be done to
reduce the bias current consumption of the operational amplifier.
18
Chapter 2: Source Driver Architecture
This chapter will detail the development of the source driver architecture. As outlined in
the literature review, there are three major areas for improvement over previous data converters
based on this architecture. Two major time constants limit performance in resistor string DACs.
The first time constant consists of the reference resistor string and the parasitic capacitances that
must be driven. The second time constant consists of the multiplexer parasitic resistances and
capacitances. The final area for improvement is to reduce the power consumption of the output
buffer.
Each of these three areas will be considered and optimized independently. The final
design simulation results are shown for the entire DAC. The new DAC architecture will be
compared and contrasted to the conventional architecture to emphasize the benefits of the
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Figure 11: DAC architecture.
The DAC architecture utilized in this design is based on a simple resistor divider voltage
reference. Reference voltages are selected from the reference resistor string through a
multiplexer. The reference voltage is buffered so that a large load can be driven with the digital
to analog converter's output. There can be M unique and independent DACs created from the
single voltage reference. The advantages of this architecture include its inherent low power, easy
scalability to M channels, built-in gamma correction using non-uniform value divider resistors,
and reduction ofDAC channel matching to within the offset for two amplifiers.
To minimize the power dissipation of the classical resistor voltage divider reference, the
composite string resistance, R, is made relatively high. However, a large R-String impedance
compromises settling time. A method to reduce the driving point impedance of the resistor string
is to buffer the resistor string at binary fold points (Figure 11). Each time a buffer is added to a
20
fold point, the worst case impedance, seen looking into the resistor string, will be cut in half. For
example, dividing the string into four equal segments requires three buffers and reduces the
driving source impedance from R/4 (in the case of a singe fold) to R/16 (Figure 12). The load is
comprised of the parasitic capacitances of routing, multiplexer devices, and the input capacitance
of the operational amplifier.
XV
INT
Figure 12: Basic structure ofDAC reference circuit.
Shown in Figure 12 is a reference circuit which has a buffered R-String architecture.
Each time a fold is created, a buffer is inserted at the center point of the unit resistors, Ru- The
point in a resistor string with the highest effective impedance is the center point between two
buffers or a buffer and a supply rail. Therefore, it is logical to place the buffer at this center
point to reduce the impedance. The number of segmented or unit resistors is equal to 2 , where
F is the number of folds and the total number of amplifiers is 2F-1. Rs is the total series
resistance of the multiplexer from Figure 11. To ensure adequate settling time, a general
expression for minimizing power and achieving settling time will be derived. The total system
power is:
21











The buffer power is:
Pbuf=V-h\2F-\) (5)
lb is the buffer amplifier bias current consumption. It is important to include this in the power
calculations since buffer power will have an effect on how many folds are used. Finally, the




The next step is to calculate the worst case settling associated with driving the load
capacitor. Figure 13 is a more detailed diagram of the highest impedance point on the R-String.
Figure 13: Impedance looking into R-String.
The worst case output impedance is naturally the center point of the unit resistor between
two buffer amplifiers. This is because the buffer amplifiers have a much higher output
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impedance than the power supplies. Therefore, the worst case impedance will not be found on










Referring to Figure 12, the time constant is seen to be
T = \ IN + *^SW J'^INT (8)
t is specified by considering the settling time requirement. For a 9-bit DAC, a total settling time
of 6x is required to settle to an accuracy of one least significant bit (LSB). Settling time must
also be allotted to the output buffer. Once the maximum settling time for the reference is
















































Now that the number of folds have been expressed in terms of R-String resistance and
other constants, it is possible to arrive at an expression with one variable: R. The minimum total























Once R is calculated from system constants and requirements, the number of folds and unit
resistance can easily be calculated using the above expression forF (12).
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Having expressions to determine the optimal number of folds to be used for lowest power
is very useful in a multi-channel DAC where scaling to M DACs is a crucial feature. Figure 14
shows how increasing the number of folds as the load capacitance (C,NT, directly proportional to








Figure 14: Power versus load capacitance and number of folds.
The load capacitance Cint, represents the number of channels, M, using the resistor string
as a reference. It is interesting to note that as Cint increases, it becomes more important to use
folds. For a load capacitance of 10 pF, it is shown that power can be reduced by a factor of




A unique feature of the DAC architecture in this work is the method used to buffer the
reference voltage generating resistor string. A switched capacitor circuit is used to sample the
voltages on the resistor string during a quiescent period of the conversion cycle. Then during the
driving portion of the conversion cycle, the reference resistor string is driven by the buffer.















Figure 15: Sample and hold from reference [13].
VIN is the same point on the resistor string that V0ut is driving. The
advantage of this
sample and hold circuit is that clock feed-through and charge injection are canceled. This
cancellation occurs when the sampling switches
controlled by Vsamp (Figure 15) are turned off,
causing the extra charge to
be stored in the feedback capacitor as well as the holding capacitor.
An offset in the feedback loop is thereby introduced, which cancels the voltage
error on the
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holding capacitor. The use of very small holding capacitors, CH, are then allowed, which saves
















Figure 16: Refresh timing diagram.
During the first part of the conversion cycle, the resistor string is buffered. This will
lower the effective output impedance of the resistor string and allow it to drive the multiplexers
much faster. The buffers are then disconnected during the second half of the conversion cycle.
At the end of the conversion cycle when the resistor string is settled, the reference voltage can be
sampled back into the sample and hold. Since a CMOS amplifier is used, the only leakage path
which will cause droop is the reverse biased drain to bulk diodes of the input switch. This is a
very low leakage path, therefore, it may only be necessary to sample the reference voltage once
every few hundred conversions. Regardless of the leakage, errors in sampling or offsets in the
refresh amplifiers, it will not affect DAC accuracy. The refresh amplifier only drives the
reference resistor string for part of the conversion cycle. As soon as the buffer amplifier is
disconnected, the intrinsic drive of the resistor string will return the nodes to the proper voltage
by the end of the conversion cycle.
It is also possible to save additional power by powering down the buffer amplifier when
it is not driving the resistor string. Potentially 75% of the power may be saved in the buffer
amplifiers, depending on the duty cycle of Vdrive. Unfortunately, for high speed conversion, the
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power saving is not always possible due to long time constants involved in powering up an
amplifier. However, it may be possible to put the amplifier into a "low power"mode with the
quiescent current greatly reduced to approach the 75% theoretical maximum power savings with
a Vdrive duty cycle of25%.
2.3 Multiplexer Architecture
There are several ways to implement the multiplexer (or decoder). The two most







Figure 17: Conventional multiplexers, full decode on left and tree decode on right [8].
The advantages of the full decode is that it is unit cell based, easy to copy and replicate
when designing the circuit and layout, and it has minimal series resistance. The disadvantage is
the large amount of output capacitance due to all of the device junctions connected to the output.
The large output capacitance will place a large burden on the R-String which will slow down the
multiplexer. The full tree multiplexer solves this problem (and uses almost no decode logic), but
the series resistance is increased to the resolution of the multiplexer multiplied by the switch
resistance. An intermediate solution was developed to provide a compromise (Figure 18).
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Figure 18: Folded R-string multiplexer (diagram from [8]).
The folded multiplexer architecture from [14] is analogous to a standard memory address
decode architecture. The switches are arranged in rows and columns to address a reference
voltage and connect it to the output. Splitting up the busses greatly reduces the output
capacitance, series resistance and the logic required. But this is still not the optimal solution.
Another level of folding is possible to create a three dimensional structure. Three sets of
decoders would then be required, one each for the x, y and z dimensions. The circuit diagram for
such a three dimensional six bit multiplexer can be found in Figure 19.
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Figure 19: Three dimensional 6-bit analog multiplexer (modified 2D diagram from [8]).
Using this architecture, parasitic capacitances are further minimized in the signal path, as
compared to a 2 dimensional folded multiplexer. Unfortunately, at the same time, the series
resistance is increased. Another advantage of the three dimensional multiplexer is the logic
required to decode the digital input code is also greatly reduced.
Vout
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The number of dimensions is denoted byD (not to be confused with folds in the reference
R-String) and B denotes the resolution (or number of bits). The full decode multiplexer has 1
fold, whereas the tree decode has D=B folds. It is interesting to note that as D is increased from
1 to 2, the folded architecture will be arrived at and as we continue increasing D to B, the
decoder will transform into a tree decoder.
Table 3 summarizes the series resistance, parasitic capacitance (sources and drains) and
logic required for each of the architectures to implement a 9-bit multiplexer. The logic is
calculated by the number of equivalent 4-bit AND gates required for the decoder blocks. The
subscript D is used to identify a specific dimension of folding. For example, a 3-D folded 8-bit
DAC might have three bits of resolution (B) in the first dimension, three bits in the second and
two bits in the third.
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Assuming the impedance looking into the reference resistor string is much greater than
the switch resistances, the parasitic junction capacitances can be lumped into the load
capacitance. The load capacitance is usually a buffer tied to Vout. Table 3 shows that the total
number ofparasitic junction capacitances is minimized in the 3-D case.
Adding folds to the multiplexer becomes more important as the resolution increases. For
example, in a 9-bit multiplexer, using a full decode scheme will result in 512 junction
capacitances at the output in addition to the load of the amplifier's input devices. A 2-D folded
architecture will require a 4-bit and a 5 bit dimension. This will result in 49 junctions effectively
tied to the output. In a three dimensional folded multiplexer, the number of junctions that must
be driven is reduced to 26. An additional benefit of the 3-D architecture is that the number of
equivalent logic gates for decoding the control signal is reduced to 18 from 56 in the 2-D case.
Note the expressions in Table 3 above exclude the effects of interconnect parasitics.
Parasitic resistance can rightfully be excluded since it is a small percentage of the total resistance
in comparison to the switch resistance. The parasitic interconnect capacitances can be lumped
with the parasitic junction capacitances and the sources and drains. Typically, the junction
capacitances will dominate the capacitance per node.
Using the expressions for resistance and capacitance in Table 3 for an N dimensional
folded architecture, the ideal number of folds to minimize settling time can be found.
Approximating the time constant of the output of the multiplexer can be done using the open







Figure 20: Circuit for approximating F0, settling time.




and Rref is the maximum effective impedance of the reference resistor string. Therefore,
t = [(Rref +N-RSW ) (2s' + 1). Cjunc ]+ (Rref +N-RSW ) Cload (18)
;=1
where Cjunc is the parasitic drain and source to bulk capacitance. Unfortunately, no closed form
solution for x exists since not every fold in the multiplexer has the same resolution. For example,
a 9-bit multiplexer with one fold can have four bits of resolution in one dimension and five in the
other. However, (18) can be used to make a decision on how many folds results in a minimum
settling time. For a small number of dimensions, D RSw is small compared to Rref so the junction
capacitances can be lumped with C/oad. For a large number of folds, the total switch resistance
will approach the voltage reference impedance, which will result in an inefficient solution.
2.4 Operational Amplifier Architecture
A low power, high slew rate buffer amplifier is required to drive the panel capacitance.
The output buffer is the main source of power consumption in each channel of the DAC, thus it
is important to keep the quiescent current as low as possible. Considering a load of 100 pF, an




to calculate the necessary output current for the amplifier. A simple operational
transconductance amplifier is out of the question because the necessary output current is 2.5 mA
and this would necessitate at least as much bias current.
An operational amplifier with some sort of class B or class AB output stage is required to
generate the necessary output current. Operational amplifiers require compensation. The
compensation capacitor will have to be driven by the input stage. Assuming a compensation
capacitor of 1 pF and using (19), a tail current of 25 pA will be necessary. The rest of the
operational amplifier can easily use four to five times as much bias current. This results in at
least 100 pA of bias current for the operational amplifier, which does not fit in the 250 pW
power budget given in Section 1.3.2. A slew rate enhancement (SRE) method is developed to
alleviate these limitations.
2.4.1 Basic Operational Amplifier Architecture





















Figure 21: Buffer amplifier with folded cascode
Is
stage and class AB output stage.
The first stage of the amplifier is a folded cascode with a dual polarity front end. The
second stage is a class AB common source stage which was first described in [22] and further
refined in [17] and [18]. The compensation method employed in this amplifier is cascoded
Miller compensation. The compensation capacitors are formed using PMOS devices with their
gates tied to the current mirrors and the sources, drains and bulks tied to the output. Using gate
capacitors for compensation saves space because of the high capacitance per unit area.
Unfortunately, the capacitance will not be the same through the entire common mode range.
The first section of the amplifier is the folded cascode section. This architecture was
chosen because it is simple, high in gain, and offers the input stage flexibility. The folded
cascode opamp has a PMOS and an NMOS differential input pair providing true rail to rail input
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common mode range. The input stages are operated in weak inversion to save power. The input
devices need to be kept relatively large to maintain a low offset. Because there is no constant gm
circuit in the input stage, gm will vary over the entire common mode range. The input pairs were
sized so that they will both have the same transconductance. Therefore, the effective
transconductance of the input will be twice as large in the middle range of the input voltages as it
will be near the rails. This will reduce the gain of the opamp near the rails and it will also affect
the quiescent current in the output stage. These reasons, in addition to the compensation
capacitor varying are all reasons why the phase margin of the operational amplifier must be
evaluated in the three main regions of operation. The three regions of operation are:
"iN-LOW < "th-n + ^
'
'ds-sat < ^IN-MD < ' th-p + ^
"
'ds-sat < ^IN-HIGH (20)
The second stage, the output stage, is a class AB amplifier. It is comprised of two
common source amplifiers driving a common point. This type of output stage was chosen
because it is high gain and can source and sink a large amount of current in comparison to its
quiescent current. Referring to Figure 21, the output stage is biased by devices M9a and M9b.
These two devices along with the output devices form a translinear loop with their respective
bias devices. The bias devices for M9a are simply two stacked diode connected devices which
are not shown here. These two devices in parallel will form a floating voltage source in the
summing node of the folded cascode. The voltage source is designed to keep a minimum
quiescent current through the output stage.
Considering the case where the quiescent current through the diode stacked bias devices
is the same as M9a, and the bias devices are the same size as the respective devices in the
operational amplifier, then the quiescent current in MoP will also be the same. It is possible to
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The NMOS output device is biased in the same manner with the same bias current. It is
important to note that during operation in the VIN_LOW region, the quiescent current in the output
stage will be lower than that during operation in the other regions. This is due to the fact that
when the input voltage is above VIN_LOW. the NMOS differential input pair is operating and
consuming some of the current from the current sources (M3a,b). Less current will then be left
for the bias devices M9a and M9b, which in turn will reduce their VGS. Reducing the VGS voltage
will increase drive on the ndrive and pdrive nodes since the bias voltages (PBiasQ and NBiasQ
in Figure 21) generated by the stacked diode devices remains the same. Increasing the gate to
source voltages of the output devices will obviously increase the quiescent current in the output
stage, which will in turn increase gm and decrease the output impedance.
During operation, the floating voltage source will move up and down to drive the output
stage (Figure 21). Considering the small to mid signal case, let M3b act as one current source
andM6b as the other. In-phase input signals coming from the differential pairs into the drains of
M3b andM6b will control the floating voltage source. Consider the case for a positive input step
where current AI is pulled from the current sources. MIN's current is increased by AI whereas
M1P 's drain current decreases by approximately the same amount. The gate voltages of the
output devices will then move down. This is because the gate to source voltage M9a decreases
due to the decreased current, but its gate voltage remains constant. The opposite action occurs
for M9b; an increase in its current will cause its gate to source voltage to rise. The current
through MoNwill start to decrease and increase the current through MoP, causing the opamp to
source current. The process will continue until all of the current flows through M9b. At this
37
point a minimum current will flow throughMoNwhich is set up by the sizes of the devices in the
translinear loop. If all of the devices are in saturation, equation (21) can be used to calculate the
minimum current.
The total gain of the operational amplifier operating in the Vin_Mid region is given by
AV = [gmlN + Sm\PKSm-oN + Sm-oP )
'
[\gm4br04bVolb II r0lN )) II \Sm5br05b Vo6b II Yo\P )}Vo-oN II To-oP ) (22)
Equation (22) is also valid for the other regions of operation as long as the appropriate input
device transconductance is set to zero. The other parameters will also have to be reevaluated at
the new operating point. A DC gain of 120 dB is easily achieved with this architecture.








Gm-out is the transconductance of the output stage, rout is the output impedance of the amplifier, ri
is the output impedance of the folded cascode first stage, Cc is the compensation capacitor, Cr is
the parasitic capacitance found at the output of the folded cascode first stage and Cl is the load
capacitance.
The dominant pole,/?/, is found at the output of the folded cascode first stage. It is due to
the resistance and total capacitance at that node. The resistance can be found by a standard
calculation of the output impedance of a folded cascode amplifier. The capacitor is simply the
Miller capacitance at the node which is the gain of the output stage multiplied by the
compensation capacitor.
The second pole, p2, is the same as that of a standard class A output stage, except that it
has been shifted up in frequency by the ratio of the compensation capacitor to the parasitic
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capacitance at the output of the folded cascode. The amplifier in this work has relatively small
output devices, therefore this ratio can be on the order of three to five. This additional pole
splitting feature of cascodedMiller compensation increases phase margin.
A second advantage of cascode Miller compensation is the right half plane zero
associated with traditional Miller compensation is avoided. The cascode device breaks the feed
forward path and the zero is not created. A useful zero is created, however, by the resistor in
series with the load capacitance. This is a left half plane zero with a value of -1/RLCL. The
resistor can be sized to bring the zero down in frequency to supply more phase margin; however,
care must be taken that the resistor does not adversely affect slew rate by limiting the output
current.
2.4.2 Slew Rate Enhancement
Low power and speed are mutually exclusive terms when it comes to CMOS operational
amplifiers. Two stage amplifiers are required in this application to provide accurate buffers.
Two stage amplifiers require a compensation scheme, which is usually a capacitor tied from the
output of the amplifier to a high impedance internal node. Due to the fact that the node is high
impedance, charging the capacitor during a transient is a slow and usually limiting process. If
the slew rate of the amplifier is limited by the time required to charge the compensation capacitor
rather than the time it takes for the output stage to charge the load, then the amplifier is said to be
internally slew limited. Removing the slew limitation is key to achieving low power and
relatively high speed.
Much work has been done to enhance slew rate in single stage OTA's [16,19-21]. Two
general approaches have been taken. The first is to increase the tail current in the diffpair during
slewing [19,21]; this approach will be termed "bias
boost"
in this work (Figure 22). The second
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approach is to add current directly into the load [16,20], to help the OTA drive the output
capacitance. This approach will be termed "load
boost."
Both of these approaches are less than
desirable in two stage CMOS amplifiers.
The bias boost method is deficient because it is not compatible with some commonly
used architectures. For example, boosting the tail current only serves to enhance the slew rate in
one direction in a folded cascode amplifier. The folded cascode amplifier is the basis for nearly
all low power amplifiers because it is easy to add a buffer stage for driving large capacity loads,
it has a very high gain, and it is easy to add a second complementary differential input stage for







Figure 22: Block diagram of bias boost method.
The load boost method fails because positive feedback into the amplifier's output can
easily lead to oscillations if the slew
detect circuit is too slow to turn off, or has too small of a
differential trigger voltage. Even when properly compensated, this type of boosting scheme can
lead to excessive overshoot from which it takes time to recover. This is a very uncontrolled








Figure 23: Block diagram of the load boost technique.
An architecture has been developed which will attack the problem at its root in a two
stage amplifier. The internal slew rate of a two stage operational amplifier is determined by the
speed at which the amplifier can slew its compensation capacitor(s). By directly attacking this
problem, the architecture can be simplified and a slew rate enhancement circuit that has the least
effect on the dynamic characteristics of the operational amplifier can be employed. A conceptual
operational amplifier with a slew rate enhancement circuit is shown in Figure 24.
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Figure 24: Operational amplifier with a slew rate enhancement circuit.
The slew detect circuit takes the inputs to the amplifier and if a large difference (on the
order of a few hundred millivolts) is detected, a signal is sent to turn on either current source,
depending on the polarity of the input transition. For example, if Vp encounters a fast high
transition, indicating a positive input step, Vn will lag behind. The slew rate detector sees that
Vp > Vn, and it turns on the current source at the bottom to help charge Cl. Similarly, on a
negative going transition, the slew rate detector will turn on the current source at the top. The






















Figure 25: Slew detect circuit.
The slew detect circuit is based on the one developed in [19]. Ms4 and Ms5 are biased as
current sources with 3A IB. Ms3 is biased with a current of IB. At equilibrium, when Vn
= Vp,
Ms4 and Ms5 are current starved and operating in the triode region. This causes them to pull
their drains to the power supply rail because they are
"stronger"
than Ms3, which turns off the
current injectors Ms6 and Ms 7. During a slew condition, such as Vp > Vn, all ofMs3 's current
wants to go through Ms2. Now the equilibrium condition is reversed, and Ms2 and Ms3 go into
the linear region and pull the Vboostp node down, which in turn drives Ms7 to turn on. The
exact same action, only involvingMsl, Ms4 andMs6, occurs for a negative going
transition.
This slew detect circuit has several advantages
- it is very fast, compact, tolerant to
process variations, low power and it does not require any
resistors. The circuit is low power
because its bias current can easily be scaled down from the
main bias current. The limitation on
power is whatever current is required to slew Vboostn and Vboostp much faster than the intrinsic
slew rate of the amplifier. Ms6 and Ms7 (and interconnect parasitics)
constitute the capacitance




approximately 5 was found to
work well through simulation. A downside to this slew detect
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circuit is the limited input common mode range. The circuit will not malfunction, since turning
offMs3 will only serve to enhance Ms4 and Ms5 's ability to pull the Vboostn and Vboostp nodes
high.
There are several options to connect the SRE circuit to the operational amplifier.
Connecting the boost circuit for negative going transitions is straightforward - simply connect
nodeXto the compensation capacitor CO, i.e. the summing node at the drain ofM3b (Figure 24).
The first option for connecting node Y for positive edge slew rate enhancement is to sum the
boost current into the tail of the PMOS diff pair. This would work similarly to solutions based
on the approach found in [16], but it has the major drawback that it does not work near the top of
the common mode range. Referring to Figure 24, it can be seen that for a positive step close to
the power supply rail, M1P is immediately cutoff. The node tailp will follow Vn to the final
value. Once tailp gets within a Vth+Vos-ON, M2P will be off and the boost current can no longer
help because there is no path to the compensation capacitor Cl. The second option is to add an
NMOS turnaround for the current coming out ofMs 7 and summing it into the drain node ofM6b.
This solves the common mode problem, but the circuit has a very slow turn off time and can
result in significant overshoot. If node Y is connected to a turn-around current mirror, there is
quick path to discharge node Twhen Ms7 is turned off after the positive going slew condition is
gone. The ideal solution is to sum Ms7's current into the drain ofM6a. This solution yields the
benefits of both the aforementioned solutions since any current added into M6a will be mirrored
to M6b. This is the same as adding a current source in parallel with M6b. The completed







Figure 26: Complete operational amplifier with a slew rate enhancement circuit
Key metrics for low power circuits for portable applications are low power, compactness,
simplicity, robustness (yield), and offset. SRE greatly speeds up amplifiers with minimal bias
current cost. Since internal slew rate limitations are mitigated, the class AB output stage can be
sized to accommodate driving various loads. SRE is robust and does not change the small signal
dynamics or the offset of the amplifiers because it is off during quiescent operation. SRE is very
compact and low power, the circuits can be scaled to use minimum power. An additional bonus
of this architecture is that larger compensation capacitors may be used to increase phase margin
without detriment to internal slew rate.
Using this SRE circuit, a new benchmark for
power vs. slew rate for two stage CMOS
operational amplifiers with real driving capability can be achieved. At this point it is
undetermined what the maximum improvement factor is. These results were found in a
somewhat ad hoc manner through simulation, but analysis will follow to determine the exact
45
sizing of the boost devices to give a maximum improvement in the slew rate. The analysis will
relate the speed of the slew rate circuit, the current of the boost devices and dynamics of the
operational amplifier (such as how hard to drive the ndrive andpdrive nodes).
2.5 DAC Simulation Results
The entire test chip is large enough that not all of the verification is possible at the
highest level of the hierarchy. The major blocks were all verified separately and then simulated
together in a top level test bench. The top level test bench is shown in Figure 27.
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Figure 27: Top level test bench.
The chip is represented by the symbol called
"top"
in the center of the test bench. The
chip has twelve DAC outputs, however, there are only four sets of digital inputs. This is due to a
limitation in the pad frame available for the test chip and the matching test hardware. DACs one
through three are wired in parallel to the first nine bit digital input, the next three DACs are
wired to the next digital input, etc. If all of the DAC inputs were used, over 130 pins would have
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been required. Independent control of every DAC is not important to testing the chip; rather it is
more important to have all of the DACs present to load the common reference circuit with their
parasitics.
Referring to Figure 27, the transistors in the upper left simply set up the bias current.
Each DAC has an R-C load at the output of the chip. Three blocks labeled
"stim"
were used as
the digital stimulus. The stimulus was implemented in Verilog-A which is an analog behavioral
language similar to Verilog. This provided the flexibility to drive the DACs with digital input
words without having to perform mixed signal simulations.
Figure 28 shows the improvement in settling time when stepping all of the outputs in
parallel from step 64 to step 448. This is the worst case situation for settling time, since it
connects all of the internal loads (Cint as shown in Figure 1 1) to the point of highest equivalent
output impedance on the reference R-String. Settling time to 10 mV (one LSB) was simulated to
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Figure 28: DAC settling from step 64 to step 448.
Figure 29 details the output buffer biasing. In this case the bias current, IB is set to 6 uA.
The current sources in the folded cascode stage (M3a and M3b) are biased to lg and the
differential input pairs are biased with 7/8 h- In general, the value of Vds-sat is not crucial for
the folded cascode devices since the output voltage is kept constant, but they were designed to be
approximately 200 mV. VDs-sat of the output devices was designed to be approximately 100 mV
to provide good accuracy nearly all the way to the power supply rails. The folded cascode's
large signal characteristics can be improved by biasing the differential input pair with less
current than the current mirror. This is due to the fact that the operational amplifier will recover
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from large input steps quicker if the current mirror is not starved during the slewing condition.
The current through the translinear loop bias devices (M9a and M9b) is 7/16 h during the Vmd
and Vhigh ranges of operation. Approximately 2.5 h of current in the output stage will result.
During the Vlow portion of operation the NMOS input pair is off, therefore, M9a and M9b
receive the full 7/8 h which will in turn reduce the current in the output stage. M9c was
included to protect the drain ofM4a from high voltage. This will dramatically reduce hot carrier











































Figure 29: Output buffer DC simulation results.
The slew rate detection circuit of Figure 25 was used in this amplifier, but not shown
above for simplicity. The entire slew rate circuit is biased with one IB, therefore it is responsible
for less than 1/6 of the total bias current of the buffer. Since the total settling time specification
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for the amplifier is 400 ns, 200 ns of large signal slewing time and 200 ns of small signal settling
time have been allotted. To slew the amplifier from rail to rail in a time period of 200 ns
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Figure 30: SRE simulation results.
As can be seen from Figure 30, a dramatic improvement in amplifier speed has been
accomplished. The settling time to 1% has been improved by over a factor of two and the slew
rate has been improved by a factor of 5. The slew rate circuit does cause some overshoot in the
output of the amplifier, however, this is not necessarily a detriment when driving LCDs. The
overshoot can help charge the LCD faster during large signal transients, because, when viewed
as a large R-C network, the overshoot will be mostly filtered at the liquid crystal node.
2.6 Physical Implementation
LCD systems put many strict requirements on the display driver ICs and two of them are
size and scalability. These two concerns were addressed by the architecture and the layout. The
layout is shown in Figure 31.
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Figure 31: DAC layout.
There are five main sections to the layout. The first section includes the three refresh
amplifiers, a bias block for the refresh amplifiers and the sample and hold capacitors. The
sample and hold capacitors are made from highly linear metal to metal capacitors. The second
section comprises of the two output buffers and their bias block. The bias block is located in the
center of section two to provide the best matching between the bias block and the amplifiers. In
this test chip, separate bias blocks were used for the two groups of amplifiers. It is possible to
use the same bias block for both groups of amplifiers to further save space and lower power.
The third very thin section is located between sections one and four. This is where the
polysilicon reference resistor is located. The resistor is laid out horizontally because the
reference voltages are routed vertically down over the multiplexers in section four. The
multiplexers are stacked vertically so they can easily share the reference voltages. The output
voltages from the multiplexers are routed up through the center back to section two. Area five
contains the digital decode logic for the multiplexers. Control signals are routed horizontally
from the decode logic to the multiplexers. The small section just above the decode logic and
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below the output amplifiers is the test multiplexer. The two vertical bars on the far right are
power and ground bussing.
This arrangement makes it very easy to add or subtract channels. Multiplexers are simply
appended to the bottom of section four and output buffers are appended to section two. This is a
very compact layout with no wasted space.
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Chapter 3: Experimental Results
The die photo of the converter is shown in Figure 32. The chip was tested on a manual
wafer prober with a generic probe card.
















Figure 33: Block diagram of test setup.
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Figure 33 shows a block diagram of the complete test setup. The test setup was
assembled from generic test components, which resulted in a less than optimal configuration for
testing the DAC. Noise in the test setup was a constant issue when taking measurements. There
were two main components of noise in the system. The first component was noise picked up
from the environment by the long cables. The second component of noise was dominant and
resulted from signals going through several cables and several connectors. Parasitic capacitances
and inductances caused an excessive amount of ringing in the digital signals. Series resistors
were inserted in all of the digital signals on the probe card adaptor board shown in Figure 33.
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Figure 34: Digital signals before (left) and after (right) series resistors.
Referring to Figure 34, the red trace at the top is the power supply voltage, the yellow
trace is the output of the DAC, the green trace is the most significant bit (MSB) of the input code
and the blue signal is Vdrive- A major limitation of the design is the use of a single power supply.
Since the refresh buffers, the reference resistor, the output buffers and the decoding logic all
share the same power supply, noise will couple between them.
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3.1 DAC Measurements and Results
The prototype device was loaded with a 200 Q. resistor in series with a 100 pF capacitor
for each channel. This is more indicative of a real load; this converter has the ability to drive
off-
chip loads. Unless otherwise specified, the supply voltage was 5 V and the output buffer supply
current was 42 uA. The DAC linearity is dependent on two factors. The first is the achievable
matching in the reference resistor string and the second is the offset of the amplifier.
Fortunately, the error in the reference resistor string is common to all 12 channels. Therefore,
channel to channel matching is only dependent on amplifier offset. The total linearity of a
measured converter in terms of LSBs, including both resistor and amplifier offsets is shown in
Figure 35.
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Figure 35: DAC linearity results
An integral non-linearity (INL) of Vi LSB is required to guarantee 1 LSB of channel to
channel matching. The results from this converter show that an INL of 1 LSB was achieved.
This is enough to guarantee linearity and functionality for a single converter, but channel to
channel matching will be limited to 2 LSBs. The major source
of the error comes from the offset
in the output buffer. The measured INL of the reference portion of the DAC is shown in Figure
36.
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Figure 36: INL of the reference resistor.
It can be seen that the INL of the reference resistor is 0.2 LSB's. The DNL will not be
much different from the results in Figure 35 because the offset over a small range in the output
buffer is constant as can be seen in Figure 39. Fortunately, this INL will only affect the absolute
linearity of the individual DAC outputs.
The complete conversion cycle is shown in Figure 37. The two drive methods are
superimposed to illustrate the superior settling time (and therefore
conversion rate) of the self
refresh method. Vdrive and Vsampu (from Figure 16) are also shown in the figure.
For the self
refresh method, VdriVe is high for the first 12.5% of the conversion cycle and Vsampie
is active for
the last 6.25% of the conversion cycle. For the conventional method, Vdrive and Vsainpie are
inactive, which results in the reference R-String's intrinsic drive
strength.
The voltage levels in Figure 37 are approximately 625 mV and 4.375
V which result from
input codes 63 and 447. These codes were chosen to measure the
maximum settling time
because these are the nodes on the reference R-String that represent the maximum output
impedances. Thus these nodes will be the slowest to charge the output buffer's input
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capacitance. The conventional R-String DACs slowest response is with a code step of 0 to 256
or from 511 to 256, since the center of the R-String has the highest impedance. The positive step
settling time was less than 500 ns for the folded converter, whereas the positive step settling time
took over 1 us for the conventional converter. The negative step settling times were similar with






Ch2 5.0V M 1 Ops 50.0MSAS 20 0ns/pt
Ch4 5 0V A CM / 2 5V
B CM / 2.5V
Figure 37: DAC performance with and without self refresh.
The green trace in Figure 37 is the power supply voltage, the purple trace is the MSB of
the input, the red signal is the Vdrive signal, the cyan signal is the conventional R-String DAC
response and the blue trace shows the improvement of the buffered R-String DAC.
3.2 Operational Amplifier BufferMeasurements and Results
Figure 38 illustrates the benefit of the SRE circuit. The input signal's color is green, the
conventional opamp response is the yellow trace and the amplifier with SRE is the red trace.
With an input voltage step of 0.2 V to 4.8 V, a two-fold decrease in settling time is achieved with
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M 400ns 125MS/J S.Ons.'pt
A Ch4 / 2.5V
B Ch4 / 2.5V
Figure 38: SRE amplifier (red) vs. non-SRE amplifier (yellow)
The offset errors of 36 output amplifiers over the entire common mode range were also
measured to gain an understanding of the statistical distribution. These data can be found in
Table 4 and Figure 39.
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Input Voltage (V)
3.5 4.5
Figure 39: Output buffer offset versus input voltage.
As can be seen from Table 4, matching between channels to within 1 LSB is not possible
with good yield. Unfortunately, mismatch analysis was not performed before the test chip
fabrication. The variation in offset over the common mode range is mainly due to the dual
polarity front end of the amplifier (see Figure 21). The sources of the offset are analyzed in the
appendix.
3.3 DAC Performance Summary and Comparisons
Table 5 contains the DAC performance characteristics as measured from the test silicon.
The static power consumption was derived from the entire chip power, including bias blocks and
refresh buffers, divided by the number of channels. The active area was derived from the area of
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the core of the test chip divided by the number of channels. Therefore, the twelve converter
channels including the bias blocks, refresh buffers and test circuitry occupied only 0.5 mm .
Measurement Results
Circuit Conditions: Process 0.5 um CMOS, Power Supply 5 V
Performance Metric Measurement
Resolution 9 Bits
Conversion Rate > 2 MSPS




INL / DNL <1.0/0.5 LSB
Table 5: DAC performance metrics.
The figure of merit employed when comparing this DAC to previous efforts is called









B is defined as the resolution, Ts is the settling time and P is the power. Figure 40 is a
comparison of this work to previously reported work. Note that the vertical axis is logarithmic in
scale and a lower value for figure ofmerit results in a more efficient converter.
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Figure 40: DAC figure ofmerit comparison.
An alternate view is to consider a converter's energy consumption per DAC resolution and
the number ofDACs that can be fit into a unit area.
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Chapter 4: Conclusions and Future Work
Key metrics for digital to analog converter circuits for portable display applications are
low power, compactness, simplicity, and offset. A method for minimizing power while
achieving the required conversion rate has been shown. Judicious use ofbuffer amplifiers and an
optimized multiplexer enables this architecture to convert data at a moderate speed while
maintaining high resolution. Other benefits of the architecture and the design methodology
described in this work include the ability to easily scale the DAC to any number of channels in a
power and space efficient manner.
The output buffer amplifier was also optimized in this paper. SRE greatly speeds up
amplifiers with minimal bias current cost. Since internal slew rate limitations are mitigated, the
class AB output stage can be sized to accommodate driving various loads. SRE is robust and
does not change the small signal dynamics or offset of the amplifiers because it is inactive during
quiescent operation. SRE is very compact, low power and the circuits can be scaled to use
minimum power. An additional bonus of SRE is that larger compensation capacitors may be
used to increase phase margin without detriment to internal slew rate.
Low power, area efficient methods for reducing the two dominant R-C time constants in
the resistor string DAC architecture used for LCD column drivers have been presented. The
resulting DAC architecture offers reduced settling time and power dissipation, a scalable circuit
structure for multiple channels, and a compact physical layout. This architecture and
accompanying design methods set a new benchmark in composite DAC performance of better
than 0.60 pJ per bit per mm2. Our converter was found to be over one order ofmagnitude more
efficient than the second most efficient converter.
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4.1 Improvements to thisWork
The methods presented in this paper to minimize power in the DAC do not represent a
unified model, since the R-String and the multiplexer in the DAC were optimized separately.
This method may not result in the most efficient DAC for higher conversion rates or DACs with
many more channels. A unified optimization methodology may need to be developed to best
optimize the DAC.
The output buffer's offset is too high to ensure channel to channel matching of 1 LSB. This
offset may be minimized by modifying the design. It may not be practical to lower the one
sigma offset to 1.5 mV, therefore a trim procedure or alternate amplifier architecture may need to
be developed.
Noise was a limiting factor in the measurements. The test setup should be redesigned to
utilize low capacitance and short-lead connections from the digital driver to the IC, or utilize an
optimized evaluation board in conjunction with packaged parts. Also, the reference resistor
string should have its own clean power domain so that the reference voltages
are not affected by
system noise.
4.2 FutureWork
This work can be adapted to future display technology such as silicon-on-glass (SOG). SOG
technology offers the potential to place all electronic modules directly on the glass substrate,
thereby taking advantage of the large surface area required by LCD display
panels. Placing the
complete display system panel and electronics architecture on glass is referred to as
system-on-
panel (SOP). Display vendors have recognized that SOP offers the highest level of integration
and the lowest system cost for LCD display products. A very large amount of power and space
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reduction is possible by integrating 100% of the display electronics on the same surface. Work
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Output Buffer Offset Calculation
There are four main contributors to the offset of the amplifier as can be seen in Figure 41.
These are the two input differential pairs, the PMOS current sources and the NMOS current
mirror. The matching between each of these pairs of devices directly affects the operational
amplifier's offset. The differential pair directly affects the offset, whereas the current source and
mirror's offsets are reflected back to the input when the operational amplifier tries to correct the
current mismatch.
Figure 41: Output buffer offset contributors.
As the input common mode voltage is swept, it is clear (from Figure 39 and Table 4) that
there are three main regions of operation. The low range is defined as inputs less than 800 mV,
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the upper range consists of input voltages within 800 mV of the upper rail, and the center range
consists of all the voltages in between. The change in the offset is due to the fact that either the
NMOS or the PMOS is operating near the rails and both differential input pairs are operating in
the center range. Therefore, the effective gm of the input stage is cut in halfnear the rails.
Assuming statistical independence, the standard deviation of the offset is equal to the
square root of the sums of the variances of the components:
aOS
=
i^ls-thn + ^os-thp + aos-cs + ^Is-cm (26)
The standard deviations of threshold voltages are usually available for a given process.
This is the main contributing factor to offset in this amplifier, therefore secondary effects such as
Id-sat and output impedance mismatches can be neglected.
Defining AI as AI
= I\- 12, which is the difference in current from one leg of the current
source (ormirror) to the other, AI is equal to:
A/ = gm-A^A (27)
In a feedback configuration, the operational amplifier will try to offset this current source
mismatch. This action will manifest itself as an input referred offset. The amplifier will have an
offset voltage proportional to the current offset in the current source. The constant of
proportionality is gm. Therefore,







It can be seen from (28) that the greater the gm of the input differential pair is, the easier it
will be for the amplifier to correct the current offset in the current source. The variance of the
currentmirror's input referred offset voltage is found in the same way.
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Once the variances for the various contributors to offset are calculated, equation (26) is used to
calculate the offset voltage. Figure 42 summarizes the Monte Carlo simulation results and Table






































Figure 42: Output buffer Monte Carlo simulation results.
Input
Range






0.3 V 0 3 2.8 10.4 11.2 7.6 7.2
2.5 V 3.5 3 1.3 3.9 6.2 3.1 3.0
4.7 V 3.5 0 2.4 4.7 6.3 4 4.7
Table 6: Output buffer offset summary.
While the hand calculations do not exactly match the simulation results, it can be seen
that the general trend is the same. In both cases, the offset is highest when the input voltage is in
the VLow range. This is due to a combination of the offset contribution of the current mirror and
the low gm of the input stage. The gm of the input stage is at its lowest in this range of operation
because the NMOS input pair is off. Meanwhile, the gm of the current mirror is at its highest
because it is receiving the maximum current. Both the PMOS input pair and the current mirror at
the top of the folded cascode are feeding current into the mirror. Increasing the gm of the input
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stage is not an effective method to fix the problem. An increase in the PMOS input pair's
current will, in turn, increase the current consumption of the current mirror. The end result is an
increase in g, proportional to the current in the input pair and an increase in the gm of the current
mirror proportional to the square root of the added current. This relationship will continue until
the input pair is biased in saturation where there will be no additional improvement in offset.
The only effective methods to decrease offset in this range of operation is to increase the area of
the PMOS input pair (to decrease V,/, variations), increase the area of the devices in the current
mirror (to decrease V,h variations), and decreasing the gm of the current mirror. Fortunately,
increasing the length of the devices in the current mirror (while keeping the current constant),
will also decrease the transconductance. Since the contribution of the PMOS input pair to the
offset is already small, increasing the length of the current mirror devices will give the best
results. For example, quadrupling the length of the device will cut the transconductance to one
quarter of the original value and it will reduce the Vth variation by one halfwhich will result in a
factor of eight improvement in the one sigma offset contribution of the current mirror.
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INTRODUCTION
Small format Liquid Crystal Display (LCD)
technology imposes stringent design requirements on
column driver DACs to be small in size, exhibit fast
settling time, and dissipate low quiescent power. The
DAC architecture should be easily expanded with
multiple channels to support higher display
resolutions. This paper introduces a low power, area
efficient, scalable, DAC circuit architecture with fast
settling switch matrix and buffer amplifier, optimized
for use as an LCD column driver.
A quarter VGA (320 pixels by 240 pixels)
display using an 80-to-l multiplex ratio on the panel
requires twelve DAC channels to drive the 960
source lines on the panel. A display with a 60 Hz
frame rate, 240 lines, and no blanking, requires a
maximum pixel refresh time of 860 ns. The
conversion time for this DAC implementation was
500 ns, which allows for manufacturing margin and
video blanking flexibility.
ARCHITECTURE
The TV-bit DAC architecture is based on a
simple resistor divider voltage reference [1] as shown
in Figure 1 . Reference voltages are digitally selected
from the reference resistor string through a 2
"
to 1
multiplexer. The internal load capacitance C/NT is
comprised of the parasitic capacitances of routing,
multiplexer devices, and the input capacitance of the
output buffer. The selected reference voltage is
passed through an output buffer to drive a large panel
capacitance. M unique and independent DACs can
be operated from the single voltage reference. The
advantages of this architecture include its inherent
low power, easy scalability to M channels, built-in
gamma correction using non-uniform value divider
resistors, and channel matching to within the offset
for two output buffers.
To minimize power dissipation of the
reference, the composite string resistance R is made
relatively high. However, a large string resistance
degrades settling time. The driving point resistance of
the resistor string is reduced by buffering the resistor
string at binary fold points, the points of maximum
equivalent driving point resistance. As shown in the
dashed line inset in Figure 1 , inserting three reference
refresh buffers (two binary folds) reduces the driving
source impedance from R/4 to R/16.
Figure 2 can be used to estimate the optimal
number of folds to minimize the power and achieve
the desired settling time (or conversion time) in a
multi-channel DAC system where M is a display
panel variable. Addressing both the power and the
settling time requirements for a given load
capacitance (CmT is directly proportional to M) leads
to a preferred number of binary folds in the reference
resistor. Folding becomes increasingly important as
CINT increases. For example, the power required to
drive a 10 pF internal load capacitance is reduced by
a factor of three after applying two binary folds (three
refresh buffers) to the reference string.
The reference refresh buffer uses a switched
capacitor circuit to sample the voltages on the resistor
string during a quiescent period of the conversion
cycle. During the active portion of the conversion
cycle, the reference resistor string is quickly
refreshed to the corresponding proportional reference
voltage. The reference buffer is only required to
drive the resistor string less than 25% of the total
conversion time.
Full binary decode structures are often
converted to a two dimensional array to reduce
C//vr[2]. This 9-bit DAC architecture uses a three
dimensional decode structure, requiring 3 sets of
decoders, one for each dimension. Increasing the
decode array dimensions comes with an increase in
series switch resistance.
Junction capacitances will usually dominate
the nodal capacitance. If the number of multiplexer
array dimensions is low, the switch resistance is
small compared to the Thevenin equivalent reference
resistance so the junction capacitances can be added
to the output buffer input capacitance to form C/NT.
A simplified schematic of a slew rate
enhanced (SRE) output buffer is shown in Figure 3.
A slew detect circuit [3] senses the polarity of the
input transition. If Vp encounters a fast high
transition of magnitude greater then a few hundred
millivolts, Vn will lag behind. The slew rate detector
senses that Vp > Vn, and boosts the current to charge
compensation capacitor Cl. Conversely, on a large
negative going transition, the slew rate detector
boosts the current to charge CO. Since internal slew
rate limitations are mitigated, the class AB output
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stage can be sized to the load. Compensation
capacitors can be sized to improve phase margin
without degrading internal slew rate. SRE is area
efficient and improves on recent work [4] with better
gain and offers rail-to-rail input common mode
voltage range.
DAC channels can be added by attaching
additional output buffers (at the upper right) and
adding additional multiplexers (at the bottom) to the
floor plan shown in Figure 4.
RESULTS
The improvement in settling time using the
self refresh reference method is illustrated in the
complete conversion cycle as shown in Figure 5.
Input codes 63 and 447 correspond to the maximum
equivalent Thevenin resistances to charge C1NT. The
buffered reference resistor settled more than twice as
fast (450 ns) as the conventional resistor string (1 us).
A summary of the measured DAC performance
parameters is listed in Figure 6.
A figure of merit (FoM) for composite DAC
performance can be expressed as quiescent power (P)
multiplied by the conversion time (7^) relative to the
DAC bit resolution and number of DACs that can be
placed into a unit area (A) of 1 mm2 or
FoM
Ts P pj






Figure 7 illustrates the FoM for this DAC
compared to previous work.
CONCLUSION
We have presented low power, area efficient
methods for reducing the two dominant R-C time
constants in the resistor string DAC architecture used
for LCD column drivers. The resulting DAC
architecture offers reduced settling time and power
dissipation, a scalable circuit structure for multiple
channels, and a compact physical layout. This
architecture and accompanying design methods set a
new benchmark in composite DAC performance of
better than 0.60 pj per bit per mm".
ACKNOWLEDGEMENT
The authors acknowledge the support of
National Semiconductor and, in particular, the layout
work ofClint Meyer.
[1] A. R. Hamade, "A Single-Chip All-MOS 8-bit
A/D
Converter,"
IEEE J. of Solid-State Circuits,
Vol. 13, pp. 785-791, Dec. 1978.
[2] A. Abrial, et al., "A 27-MHz Digital-to-
Analog Video
Processor,"
IEEE J. of Solid-State
Circuits, Vol. 23, pp. 1358-1369, Dec. 1988.
[3] K. Nagaraj, "CMOS Amplifiers Incorporating a
Novel Slew Rate Enhancement
Technique,"
IEEE
1990 Custom Integrated Circuits Conference, 1990,
pp. 11.6.1-11.6.5.
[4] A. J. Lopez-Martin, et al., "Low-voltage Super
Class AB CMOS OTA Cells with Very High Slew
Rate and Power
Efficiency,"
IEEE J. of Solid-State








































Figure 9.1.2: Power versus internal parasitic capacitance
versus number of folds.
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Figure 9.1.3: Output Buffer with Slew Rate Enhancement.
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Figure 9. 1 .6: Measured DAC Performance Summary.
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Figure 9.1.5: DAC Settling Time With and Without Self
Refresh Buffers.
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To disconnect switches, set:
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